VLSI Circuits & Systems (EC-6004)
rgpv bhopal, diploma, rgpv syllabus, rgpv time table, how to get transcript from rgpv, rgpvonline,rgpv question paper, rgpv online question paper, rgpv admit card, rgpv papers, rgpv scheme
RGPV notes CBGS Bachelor of engineering
Syllabus
UNIT 1:
Introduction
Introduction to CMOS VLSI circuit, VLSI design flow, Design strategies ,Hierarachy, regularity, modularity,
locality, MOS Transistor as a Switches, CMOS Logic, Combinational circuit, latches and register,
Introduction of CAD Tool , Design entry, synthesis, functional simulation.
UNIT 2:
Specification of sequential systems
Characterizing equation & definition of synchronous sequential machines. Realization of state diagram
and state table from verbal description, Mealy and Moore model machines state table and transition
diagram. Minimization of the state table of completely and incompletely specified sequential machines.
UNIT 3:
Asynchronous Sequential Machine
Introduction to asynchronous sequential machine, Fundamental mode and Pulse mode asynchronous
sequential machine, Secondary state assignments in asynchronous sequential machine, races and
hazards.
UNIT 4:
State Machine
Algorithmic state machine and fundamental concept of hardware/ firmware algorithms. Controllers and
data system designing.
UNIT 5:
Fault Detection in combinational circuit
Types of faults, Fault detection using Boolean Difference and path sensitization method.
Concept of PROM, PLA, PAL, CPLD and FPGA, PALASM software applications.
NOTES
- Unit 1
- Unit 2
- Unit 3
- Unit 4
- Unit 5
Books Recommended
1. Neil Weste: Principle of CMOS VLSI Design, TMH.
2. Kohavi: Switching & Finite Automata Theory, TMH.
3. Lee: Digital Circuits and Logic Design, PHI Learning..
4. Roth Jr.: Fundamentals of Logic Design, Jaico Publishing House.
5. Parag K. Lala: Fault Tolerant and Fault Testable Hardware Design, BS Publication.
LIST OF EXPERIMENTS
1. Write a Verilog/VHDL Code to implement a 4X1 MUX.-
(a)Using If-Else Statement
(b)Using
case statement (c)Using conditional assignment statement
2. Write a Verilog/VHDL code to implement a 2-bit wide 8X1 MUX-
(a) Using If-Else Statement
(b) Using case statement
(C) Using conditional assignment statement
3. Write Verilog/VHDL code to implement 6-bit comparator
Write a Verilog/VHDL Code to implement a 4Bit Synchronous counter.
4. Write Verilog/VHDL programs to implement an Up/Down counter
5. Write a Verilog/VHDL Code to implement D flip-flop, using positive level triggering.
6. Write a Verilog/VHDL Code to implement D flip-flop, using negative edge triggering.
7. Write a Verilog/VHDL Code to implement JK flip-flop, using negative edge triggering.
8. Write a Verilog/VHDL Code to implement, synthesize and simulate a 4 bit shift register.
9. Write a Verilog/VHDL Code to implement 1011 non-overlapping sequence detector.
10. Write a Verilog/VHDL Code to implement 1010 overlapping sequence detector.
You May Also Like
- EC-6001 - Cellular mobile communication
- EC-6002 - Digital signal Processing
- EC-6003 - Antennas and wave Propagation
- EC-6005 - Nano Electronics [Elective-II]
- EC-6005 - RFID [Elective-II]
- EC-6005 - Statistical signal Processing [Elective-II]
- EC-6005 - IPR (Intellectual Property Rights) [Elective-II]
- EC-6006 - Workshop-II
- EC-6007 - Creativity and Entrepreneurship Development (Internal Assessment)
- EC-6008 - Startup / Industrial Lectures (Internal Assessment)
